VLSI Design Verification Engineer_1
Ambarella · Taiwan Hsinchu ·
- Category
- Hardware
- Company size
- 1000+
Designs and executes verification plans for AI vision processors using SystemVerilog/UVM, assertions, and coverage models to ensure correctness of next-generation SoCs.
AI Vision Processors For Edge Applications
Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.
Job Description
We are looking for talented engineers to join our VLSI Verification team. You’ll work on next-generation SoCs, applying advanced verification methodologies (SystemVerilog/UVM, coverage-driven, assertion-based) and leveraging AI-assisted tools to accelerate testplan writing, assertion development, and debug.
Responsibilities
• Develop and execute verification plans for complex SoCs/IPs
• Build testbenches, assertions, and coverage models
• Collaborate with architects, designers, and post-silicon teams
• Ensure correctness and reliability of cutting-edge designs
Why Join Us
• Cutting-edge verification with AI-powered flows
• Work alongside global world-class engineers
• Accelerated growth in a learning-driven culture
If you are smart, curious, and eager to learn, join us and shape the future of silicon innovation!
Qualifications
• Bachelor’s, Master’s, or PhD in EE/CS or related field
• Strong background in digital design and computer architecture
• Experience with SystemVerilog/UVM/Verilog/C/C++ (script with Perl/Python is a plus)
• Strong debugging, analytical, and problem-solving skills