"uvm" Jobs – Page 10 (345 open)

L

Customer Service (m/w/d)

Leasotec GmbH · Kißlegg, Ravensburg (Kreis)

1 month ago

uvm

C

Lead Software Engineer - Logic Synthesis

Cadence · SHANGHAI

1 month ago

Leadaicadclaude-codecpp

S

Netzwerk- & Systemtechniker_in Telekommunikation (all genders)

siehe Beschreibung · Austria

1 month ago

Contractbashciscodhcpdns

R

Principal Engineer/Manager - Design Verification

Renesas Electronics · Bengaluru, KA, in

1 month ago

Principalagileautomationbashfirmware

S

ASIC Logic Design Verification Principal Engineer

Synopsys

1 month ago

Principalaiasicexpressgithub

S

Logic Design Verification Sr Staff Engineer

Synopsys

1 month ago

Staffaiasicexpressgithub

N

Senior Scrum Master Banking & Insurance (m/w/d)

New Monday GmbH · Wedding, Berlin

1 month ago

RemoteSenioragileprofessional-scrum-mastersapscrum

Z

IT-Systemadministrator (w/m/d) (IT-Systemadministrator/in)

ZESCHKY Galvanik GmbH & Co. KG · Wetter (Ruhr), Germany

1 month ago

active-directoryazurecloudentra-id

S

UFS Design Verification Engineer

SiliconCedars · Lebanon

1 month ago

asicperlpythonsystemverilog

S

PCIe Design Verification Engineer

SiliconCedars · Lebanon

1 month ago

asicpcieperlpython

S

UAL Design Verification Engineer

SiliconCedars · Lebanon

1 month ago

asicethernetpcieperl

O

Senior Design Verification Engineer

onsemi · Brno, South Moravia, Czech Republic

1 month ago

Senioraiiso-26262rtlsystemverilog

А

Ведущий инженер-конструктор

АО "НИИЭТ" · Воронежская область

1 month ago

Leadgitsvnsystemveriloguvm

E

Software Engineer - Workflow Automation (m/w/d) - envite consulting GmbH

envite consulting GmbH · Stuttgart, Baden-Württemberg

1 month ago

angularautomationbpmnjava

A

Junior Penetration Tester (w/m/d)

Axians · München, Bayern, Deutschland

1 month ago

Junioranalyticscloudcloud-securitydata-analytics

N

Senior Chip Design Verification Engineer

NVIDIA · Israel, Tel Aviv

1 month ago

Seniorrtluvmverilog

S

Design Verification Engineer

SVENTL ASIA PACIFIC PTE. LTD. · Singapore

1 month ago

asicethernetperlrtl

V

Design Verification Engineer – CPU

Velaura AI, Inc. · Santa Clara, CA

1 month ago

Onsitecppfpgaprototypingroot-cause-analysis

V

Design Verification Engineer – AI Accelerator Lead

Velaura AI, Inc. · Santa Clara, CA

1 month ago

OnsiteLeadaicppllmneural-networks

U

Senior Network Engineer

University of Vermont · Vermont, Los Angeles County

1 month ago

Senioruvm