Principal Analog Design Engineer

At onsemi, we help improve lives through silicon solutions every day. Our intelligent power and sensing technologies solve the world’s most complex challenges and lead the way in creating a safer, cleaner, and smarter world. Our group develops MCU and DSP systems as well as hardware accelerators that are used in a large variety of different products and markets.

The Role

We are looking for a Principal Analog Design Engineer with experience in the verification of embedded MCU/DSP systems, to build and manage a new analog design team. This team is chartered to deliver differentiated analog circuits to a series of mixed-signal compute products.

Our commitment to you

As part of the onsemi team, you will have an opportunity to transform your tomorrow and operate in a diverse, inclusive, and socially responsible environment. If you’re passionate about shaping a better future, join us!

#LI-RG1

What You’ll Do

• Design leadership: Create and deliver a series of analog circuits relevant for the mixed-signal products
• Problem solving & innovation: Identify novel solutions for delivering differentiation in circuit performance, quality, efficiency
• Technical guidance & mentoring: Guide world-wide teams in technical areas, from architecture to productisation

What Else You May Bring (Experience in some of the following areas is a plus)

• Experience in interfacing to embedded CPUs and accelerators
• Understanding of signal processing components or processing systems
• Awareness in digital design practices and requirements

#LI-RG1

What You’ll Need

• B.Tech / M.Tech in Electrical Engineering or related technical field
• At least 12 years of strong technical experience in analog design, across a breadth of functions, and across technologies
• Strong leadership credentials
• An extensive technical background within the development of semiconductor products or sub-components (IPs)
• Experience with analog test/productization
• Strong communication skills
• Ability to define strategic actions, with appropriate design trade-off analyses

#LI-RG1